SWR-QII-SEPARATION

Altera
989-SWRQIISEPARATION
SWR-QII-SEPARATION

Produttore:

Descrizione:
Software di sviluppo Quartus II Software Renewal - Renew the design separation feature for one year. Requires an active Quartus II subscription.

Disponibilità

A magazzino:
Le chiavi di licenza del software saranno consegnate tramite e-mail.
Minimo: 1   Multipli: 1
Prezzo Unitario:
-,-- €
Prezzo esteso:
-,-- €
Stima Tariffa:
Per questo prodotto la spedizione è GRATUITA

Prezzi (EUR)

Qtà Prezzo Unitario
Prezzo esteso
4.300,00 € 4.300,00 €

Attributo del prodotto Valore dell'attributo Seleziona attributo
Altera
Categoria prodotto: Software di sviluppo
RoHS::
Software
Quartus II
Marchio: Altera
Descrizione/Funzione: Design separation renewal
Tipo di prodotto: Development Software
Serie: Quartus
Quantità colli di fabbrica: 1
Sottocategoria: Embedded Solutions
Nome commerciale: Quartus
Prodotti trovati:
Per visualizzare prodotti simili, spunta almeno una casella di controllo
Seleziona almeno una casella di spunta qui sopra per visualizzare prodotti simili in questa categoria.
Attributi selezionati: 0

TARIC:
8523499000
CNHTS:
8523499000
USHTS:
8523494000
MXHTS:
85234999
ECCN:
EAR99

SoC FPGA Family

Altera SoC FPGAs integrate an Arm-based hard processor system (HPS) consisting of processors, peripherals, and memory interfaces with the FPGA fabric using a high-bandwidth interconnect backbone. The devices combine the performance and power savings of hard intellectual property (IP) with the flexibility of programmable logic. These user-customizable Arm-based SoC FPGAs are ideal for reducing system power, cost, and board size by integrating discrete processors and digital signal processing (DSP) functions into a single FPGA. They differentiate the end product with custom hardware and software and add support for virtually any interface standard or protocol in the FPGA.

Quartus® Prime Design Software

Altera Quartus® Prime Design Software delivers improvements across the three key areas designers care about most performance, productivity, and usability. It supports the latest Agilex™ 7 and Agilex 5 FPGA and SoC families, ensuring a seamless development experience for cutting-edge applications. Coming in an upcoming release, support for the new Agilex 3 FPGAs and SoCs family and new MAX 10 FPGA package options that squeeze 485 I/Os into a 19 x 19mm2 sized package. Fast compile times allow designers to accelerate FPGA development, with larger designs benefiting from even greater reductions. Enhanced compiler optimizations also significantly reduce peak virtual memory requirements, ensuring most FPGA designs compile within 64GB of memory.